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Evariste III: A new multi-FPGA system for fair benchmarking  
of hardware dependent cryptographic primitives 
 
PUFs TRNGs 
SCAs 
First historical application, fair TRNG  
comparison thanks to: 
• Unified hardware platform for different  
FPGA and ASIC technologies 
• Linear power supply 
• High quality low pass filters 
• Evaluation of up to 6 modules in parallel 
with 6 motherboards placed in a box 
• JTAG chain for reconfiguration in situ 
• Zero insertion force connectors  
to facilitate exchange of modules 
 
 
• Access to power supply lines in different places of the design 
• SMA connectors for easier access and performance 
• Embedded ARM processor in new modules to study software primitives 
What’s new? 
• 3 new FPGA modules, one with an embedded ARM processor 
• Motherboard  with ZIF (zero insertion force) connectors 
• Serial connection of up to 6 modules via JTAG 
• Box with 6 motherboards interconnected and chained 
• 30 modules of each new FPGA family for PUF evaluation available 
• SMA connectors in all modules for side channel analysis added 
Inherited from Evariste II1 
• Both scripting and fast acquisition data programs 
• Open source system 
• Remotely available  
via Internet 
• Fast USB interface  
 
3 new modules: 
I. Xillinx Spartan 6 
II. Altera Cyclone V  
III. Microsemi SmartFusion2 with ARM Cortex-M3 
Compatible with old modules: 
1. Xillinx Spartan 3 
2. Xilinx Virtex V 
3. Altera Cyclone III (3 versions) 
4. Altera  Aria II 
5. Microsemi Fusion (2 versions) 
6. ASIC controlled with Fusion FPGA 
 
• New motherboard 
‒ ZIF connectors 
‒ JTAG chain I/O 
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System dedicated to  
Physical Unclonable Functions System dedicated to  
True Random Number Generators 
System dedicated to  
Side Channel Analyses 
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